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Abstract—Long polar codes can achieve the symmetric capac-
ity of arbitrary binary-input discrete memoryless channels under
a low complexity successive cancelation (SC) decoding algorithm.
However, for polar codes with short and moderate code length,
the decoding performance of the SC algorithm is inferior. The
cyclic redundancy check (CRC) aided successive cancelation list
(SCL) decoding algorithm has better error performance than the
SC algorithm for short or moderate polar codes. In this paper,
we propose an efficient list decoder architecture for the CRC
aided SCL algorithm, based on both algorithmic reformulations
and architectural techniques. In particular, an area efficient
message memory architecture is proposed to reduce the area
of the proposed decoder architecture. An efficient path pruning
unit suitable for large list size is also proposed. For a polar
code of length 1024 and rate 1
2
, when list size L = 2 and 4,
the proposed list decoder architecture is implemented under a
TSMC 90nm CMOS technology. Compared with the list decoders
in the literature, our decoder achieves 1.24 to 1.83 times hardware
efficiency.
Index Terms—polar codes, successive cancelation decoding, list
decoding, hardware implementation
I. INTRODUCTION
Polar codes, recently introduced by Arıkan [1], are a
significant breakthrough in coding theory. It is proved that
polar codes can achieve the channel capacity of binary-input
symmetric memoryless channels [1] and the capacity of any
discrete or continuous channel [2]. Polar codes can be effi-
ciently decoded by the low-complexity successive cancelation
(SC) decoding algorithm [1] with complexity of O(N logN),
where N is the block length.
Though the theoretical results are exciting, polar codes re-
quire very large code block length (for example, N > 220 [3])
to approach the channel capacity using the SC algorithm. Such
long block length is impractical in many applications, such
as wireless communication systems where the packet size is
only several hundred to several thousand bits. For short or
moderate length, the error performance of polar codes with
the SC algorithm is worse than Turbo or low-density parity-
check (LDPC) codes [4].
Lots of efforts [4]–[11] have already been devoted to the
improvement of error-correction performance of polar codes
with short or moderate lengths. An SC list (SCL) decoding
algorithm was proposed recently in [4], which performs better
than the SC algorithm and performs almost the same as a
maximum-likelihood (ML) decoder [4]. In [5]–[7], the cyclic
redundancy check (CRC) is used to pick the output codeword
from L candidates, where L is the list size. The CRC-aided
SCL algorithm performs much better than the SCL algorithm
at the expense of negligible loss in code rate. For example, it
was shown [5] that the CRC-aided SCL algorithm outperforms
the SC algorithm by more than 1 dB when the bit error rate
(BER) is on the order of 10−5 for a polar code of length
N = 2048. The belief propagation (BP) algorithm on the
factor graph of polar codes was investigated in [9]. It was
shown [9] that finite-length polar codes show superior error
floor performance compared to the conventional capacity-
approaching coding techniques. In [10], polar codes were
shown to be instances of generalized concatenated codes. It
was suggested in [10] that the performance of polar codes can
be improved by considering them as generalized concatenated
codes, and using block-wise near-maximum-likelihood decod-
ing of optimized outer codes.
In terms of the hardware implementations of the SC al-
gorithm, few works have been done. In [12], an FPGA
implementation of a polar decoder based on belief propagation
was proposed. An efficient semi-parallel SC decoder was
proposed in [3], where resource sharing and semi-parallel
processing were used to reduce the hardware complexity.
An overlapped computation method and a pre-computation
method were proposed in [13] to improve the throughput and
to reduce the decoding latency of SC decoders. Compared
to the semi-parallel decoder architecture in [3], the pre-
computation based decoder architecture [13] can double the
throughput. A simplified SC decoder for polar codes, proposed
in [14], reduces the decoding latency by more than 88% for a
rate 0.7 polar code with length 218.
The investigation of efficient list decoder architectures for
polar codes is motivated by improved error performance of
the SCL and CA-SCL algorithms, especially for polar codes
with short or moderate length. The tree search list decoder
architecture for the SCL algorithm proposed in [15] is the
only list decoder architectures for polar codes in the literature
to the best of our knowledge. In this paper, we propose the
first hardware implementation of the CA-SCL algorithm to
the best of our knowledge. Based on both algorithmic and
architectural improvements, our decoder architecture achieves
better error performance and higher hardware efficiency com-
pared with the decoder architecture in [15]. Specifically, the
major contributions of this work are:
1) Message memories account for a significant fraction
of an SC or SCL decoder [3], [15]. In this paper, an
area efficient message memory architecture is proposed.
Besides, a new compression method for the channel
messages is used to reduce the area of the proposed
decoder architecture.
2) An efficient processing unit (PU) is proposed. For the
proposed list decoder architecture, a fine grained PU
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2profiling (FPP) algorithm is proposed to determine the
minimum quantization size of each input message for
each PU so that there is no message overflow. By using
the quantization size generated by the FPP algorithm for
each PUs, the overall area of all PUs is reduced.
3) An efficient scalable path pruning unit (PPU) is proposed
to control the copying of decoding paths. Based on the
proposed memory architecture and the scalable PPU, our
list decoder architecture is suitable for large list sizes.
4) A low-complexity direct selection scheme is proposed
for the CA-SCL algorithm when a strong CRC is used
(e.g. CRC32). The proposed direct selection scheme
simplifies the selection of the final output codeword.
5) For a (1024, 512) rate- 12 polar code, the proposed list
decoder architecture is implemented for list size L = 2
and 4, respectively, under a 90nm CMOS technology.
Compared with the decoder architecture in [15] synthe-
sized under the same technology, our decoder achieves
1.24 to 1.83 times hardware efficiency (throughput
normalized by area). Besides, the proposed CA-SCL
decoder has better error performance compared with the
SCL decoder in [15].
The rest of this paper is organized as follows. In Section II,
polar codes as well as the SCL and CA-SCL algorithms are
briefly reviewed. Two improvements of the CA-SCL algorithm
are discussed in Section III. The proposed list decoder ar-
chitecture is described in Section IV. Section V shows the
implementation and comparison results of the proposed list
decoder architecture. The conclusions are drawn in Section VI.
II. POLAR CODES AND ITS CA-SCL ALGORITHM
A. Polar Codes
A generation matrix of a polar code is an N × N matrix
G = BNF
⊗n, where N = 2n, BN is the bit reversal
permutation matrix [1], and F =
[
1
1
0
1
]
. Here ⊗n denotes
the nth Kronecker power and F⊗n = F ⊗ F⊗(n−1). Let
uN−10 = (u0, u1, · · · , uN−1) denote the data bit sequence and
xN−10 = (x0, x1, · · · , xN−1) the corresponding encoded bit
sequence, then xN−10 = u
N−1
0 G. The indices of the encoding
bit sequence uN−10 are divided into two sets: the information
bits set A contains K indices and the frozen bits set Ac
contains N − K indices. uA are the information bits whose
indices all come from A. uAc are the frozen bits whose indices
from Ac.
B. SCL Algorithm
List decoding was applied to the SC algorithm in [4]
and the resulting SCL algorithm outperforms the SC al-
gorithm. For a list size L, the SCL algorithm keeps
at most L decoding paths and outputs L possible de-
coded codewords uˆN−10,0 , uˆ
N−1
1,0 , · · · , uˆN−1L−1,0, where uˆN−1l,0 =
(uˆl,0, uˆl,0, · · · , uˆl,N−1). A low complexity state copying
scheme was proposed in [15] to simplify the copying process
when a decoding path needs to be duplicated.
For l = 0, 1, · · · , L − 1 and λ = 0, 1, · · · , n, let Pl,λ be
an array with 2n−λ elements: Pl,λ[j] contains two messages
Algorithm 1: SCL algorithm [4]
input : n, the received vector y
output: uˆN−10
1 for l = 0 to L− 1 do
2 for β = 0 to N − 1 do
3 Pl,0[β][s] = Pr(yβ |s), s = 0, 1
4 for λ = 0 to n do rl[λ] = 0
5 for i = 0 to N − 1 do
6 for λ = φi to n− 1 do rl[λ] = l foreach survived
decoding path l do
7 metricComp(l, i)
8 if i ∈ Ac then
9 foreach survived decoding path l do
10 uˆl,i = Cl,n[0][i mod 2] = 0
11 else
12 pathPruning(P0,n, · · · , PL−1,n)
13 if i mod 2 == 1 then
14 foreach survived decoding path l do
15 pUpdate(l, n, i)
Algorithm 2: metricComp(l, i) [4]
input : l, i
1 determine (b(i)n , b
(i)
n−1, · · · , b(i)1 ) and φ(i)
2 for λ = φ(i) to n do
3 for k = 0 to 2n−λ do
4 if b(i)λ = 1 and λ = φ
(i) then
5 s = Cl,λ[β][0]
6 Pl,λ[k][u]
7 = G(Prl[λ−1],λ−1[2k], Prl[λ−1],λ−1[2k + 1], s)
8 = 12Prl[λ−1],λ−1[2k][u⊕ s] ·
Prl[λ−1],λ−1[2k + 1][u] for u ∈ {0, 1}
9
10 else
11 Pl,λ[k][u] = F (Pl,λ−1[2k], Pl,λ−1[2k + 1])
12 =
1∑
u′=0
1
2Pl,λ−1[2k][u⊕ u′] ·Pl,λ−1[2k+1][u′]
13 for u ∈ {0, 1}
Pl,λ[j][0] and Pl,λ[j][1] for j = 0, 1, · · · , 2n−λ − 1. Cl,λ has
the same structure as Pl,λ: Cl,λ[j] contains two binary partial
sums Cl,λ[j][0] and Cl,λ[j][1] for j = 0, 1, · · · , 2n−λ−1. The
SCL algorithm with low complexity state copying [4], [15] is
formulated in Algorithm 1. For the decoding of ui, the SCL
algorithm can be divided into the following parts:
• For each surviving decoding path l, compute the path
metrics Pl,n[0][0] and Pl,n[0][1] using the recursive func-
tion metricComp(l, i) shown in Algorithm 2. For i =
1, 2, · · · , N−1, let (b(i)n , b(i)n−1, · · · , b(i)1 ) denote the binary
representation of index i, where i =
∑n−1
j=0 2
jb
(i)
n−j . φ
(i)
3(1 ≤ φ(i) ≤ n) in Algorithm 2 is the largest integer
such that b(i)
φ(i)
= 1. When i = 0, φ(i) = 1. Based
on the recursive algorithm for computing path metric
in [4] and the low complexity state copying algorithm
in [15], the path metric computation is formulated in a
non-recursive way in Algorithm 2, where rl = (rl[n −
1], rl[n−2], · · · , rl[0]) is the message updating reference
index array for decoding path l. For decoding path l,
rl[0] ≡ 0, while all other elements are initialized with
0. Two types of basic operations, denoted as F and G
operations, respectively, are employed in Algorithm 2.
• If ui is a frozen bit, for each decoding path, the decoded
code bit uˆl,i = 0, decoding path l will carry on with
uˆl,i = 0. If ui is an information bit, decoding path l
(l = 0, 1, · · · , L − 1) splits into two decoding paths
with corresponding path metrics being Pl,n[0][0] and
Pl,n[0][1], respectively. There are at most 2L paths after
splitting, and 2L associated path metrics. The pathPrun-
ing function in Algorithm 1 finds the L most reliable
decoding paths based on their corresponding path metrics.
• For each of the L surviving decoding paths, the
pUpdate(l, n, i) function shown in Algorithm 3 [4] up-
dates the partial sum matrices that will be used in the
following path metric computation.
We make several observations about the path metric com-
putation:
• When i = 0, Pl,1, · · · , Pl,n are updated in serial, and
only the F computation is employed.
• For i > 0, Pl,φ(i) , · · · , Pl,n are updated in serial. The G
computation is used when computing Pl,φ(i) , while the
F computation is used for the other probability message
arrays.
• The computation of Pl,φ(i) is based on Prl[φ(i)−1],φ(i)−1,
while the computation of Pl,λ (λ > φ(i)) is based on
Pl,λ−1.
Algorithm 3: pUpdate(l, λ, i) [4]
input : l, λ, i
1 if λ == 0 then return j = bi/2c
2 for β = 0 to 2n−λ − 1 do
3 Cl,λ−1[2β][j mod 2] = Cl,λ[β][0]⊕ Cl,λ[β][1]
4 Cl,λ−1[2β + 1][j mod 2] = Cl,λ[β][1]
5 if j mod 2 == 1 then pUpdate(l, λ− 1, j)
The path pruning function, pathPruning, finds the L most
reliable paths, a0, a1, · · · , aL, and their corresponding de-
coded bits, c0, c1, · · · , cL, based on the path metrics. The path
metrics of the surviving L decoding paths are the L largest
ones among 2L input metrics. Once the surviving decoding
paths are found, decoding path l will copy from decoding path
al. The partial sum computation of decoding path l is carried
on with the binary input cl.
The pruning scheme in this paper and the path pruning
scheme in [11] both try to eliminate decoding paths that
are less reliable. However, there are still some differences as
shown below.
• The pruning scheme in [11] is used for successive can-
celation stack (SCS) decoding algorithm as well as the
SCH decoding algorithm, which is a hybrid of SCL and
SCS decoding algorithms, whereas our pruning scheme
is used for the SCL algorithm.
• For the SCL algorithm, suppose there are L decoding
paths before the decoding of ui, then the metrics of
2L expanded decoding paths are computed. The pruning
scheme in this paper finds the L largest metrics out of
2L metrics and keeps their corresponding decoding paths.
For the pruning scheme in [11], a path will be deleted
if its path metric is smaller than a dynamic threshold,
ai − ln(τ), where ai is the largest metric of candidate
paths, and τ is a configuration parameter.
• For the path pruning scheme in [11], the number of
deleted paths is not fixed and depends on the configu-
ration parameter τ , while the number of deleted paths is
always L for the pruning scheme in this paper.
The SCL algorithm implemented in [4] is based on proba-
bility domain, where the F and G operations in Algorithm 2
are employed. As shown in [6], the F and G operations in
Algorithm 2 can also be performed over the logarithm domain.
For u ∈ {0, 1}, the resulting logarithm domain G and F
computations are shown in Eq. (1) and Eq. (2), respectively,
where max∗(x, y) = max(x, y)+log(1+e−|x−y|). max∗(x, y)
can also be approximated with max(x, y), resulting in the
approximated F computation in Eq. (3).
C. CA-SCL algorithm
In [5], the performance of the SCL algorithm is further
improved by the adoption of CRC, which helps to pick the
right path from the L possible decoded codewords. In terms
of the fixed point implementation, the CA-SCL algorithm
is quite sensitive to saturation. For two decoding paths, it
is hard to decide which is better if the metrics of both
paths are saturated. In order to avoid message saturation, a
non-uniform quantization scheme is proposed in [15]. If the
channel messages (Pl,0) are all quantized with t bits, all the
log-likelihood messages (LLMs) of Pl,λ need to be quantized
with t+ λ bits in order to avoid saturation.
III. TWO IMPROVEMENTS OF THE CA-SCL ALGORITHM
In this paper, two improvements of the CA-SCL algorithm
are proposed. Firstly, for the i-th received bit yi, there are
two likelihoods, Pr{yi|0} and Pr{yi|1}. Suppose Pr{yi|m}
(m ∈ {0, 1}) is the smaller one among the two likelihoods. For
j ∈ {0, 1}, two log-likelihood messages (LLMs) are defined
as
Pl,0[i][j] = log
Pr{yi|0}
Pr{yi|m} . (4)
Thus one of the LLMs is always 0, and the other is always
non-negative. For the proposed list decoder, only the non-
negative LLM and its corresponding binary index s are stored.
As shown in Fig. 1, Msg denotes the stored non-negative LLM,
and its corresponding bit index is s. When s = 0, Pl,0[i][0] =
Msg, Pl,0[i][1] = 0. When s = 1, Pl,0[i][0] = 0, Pl,0[i][1] =
Msg. If t bits are needed to quantize a channel LLM, it takes
4G(Prl[λ−1],λ−1[2k], Prl[λ−1],λ−1[2k + 1], s) = Prl[λ−1],λ−1[2k][u⊕ s] + Prl[λ−1],λ−1[2k + 1][u] (1)
F (Pl,λ−1[2k], Pl,λ−1[2k + 1]) = max∗(Pl,λ−1[2k][u] + Pl,λ−1[2k + 1][0], Pl,λ−1[2k][u⊕ 1] + Pl,λ−1[2k + 1][1]) (2)
F (Pl,λ−1[2k], Pl,λ−1[2k + 1]) = max(Pl,λ−1[2k][u] + Pl,λ−1[2k + 1][0], Pl,λ−1[2k][u⊕ 1] + Pl,λ−1[2k + 1][1]) (3)
t+ 1 bits to represent two LLMs corresponding to a received
bit yi, while it takes 2t bits to store two LLMs directly.
Msg s
Fig. 1. Compressed channel message
Secondly, at the end of the CA-SCL decoding, the candidate
codeword whose K unfrozen bits pass the CRC is the output
codeword. If more than one data word passes the CRC, it
was proposed in [5] that the data word with the greatest path
metric is chosen, which will incur additional comparisons. In
this paper, a simple direct selection scheme is proposed: we
first calculate all L checksums in parallel and then scan from
the checksum of data word 0 to the checksum of data word
L − 1, if a data word passes the CRC, the scan process is
terminated and the corresponding candidate codeword is the
final output one. When all L CRC checks fail, since the CRC
checksum could be corrupted, a decoding failure is announced
if re-transmission is possible; otherwise, pick a data word
randomly and output.
The direct selection scheme reduces computational com-
plexity at the expense of possible performance degradation.
In this paper, we give an estimation of the frame error rate
(FER) degradation. Let w denote the number of the detectable
errors for our CRC. Assume all the bits of the final L candidate
data words are independently subject to a bit error probability,
pb. We calculate the increased FER, Pe, caused by the direct
selection scheme instead of the ideal selection scheme, which
always selects the transmitted data word if it is within the
final L candidates. For each candidate data word, there are
three probabilities:
• The probability that the candidate data word is the same
as the transmitted one is givn by p1 = (1− pb)K .
• The probability that the candidate fails the CRC is
denoted as p2.
• The probability that the CRC identifies the candidate as
the transmitted data word by mistake is denoted as p3,
and p3
.
=
∑K
r=w+1
(
K
r
)
prb(1−pb)K−r .=
(
K
w+1
)
pw+1b (1−
pb)
K−w−1.
Clearly, p1 + p2 + p3 = 1.
Based on above assumptions and definitions, the increased
FER
Pe 6 p3
1− pL2
1− p2 + p
L
2 − (1− p1)L. (5)
Note that pb depends on the signal to noise ratio (SNR) and
the list size L. For a specific SNR, in order to simplify
our analysis, we can use pb,SC to approximate pb, where
pb,SC denotes the bit error probability of the SC algorithm.
The probabilities, p2 and p3, are also approximated. Though
approximated probabilities are employed when calculating Pe,
the order of Pe still helps us in determining whether our
direct selection scheme is applicable. The impact of all the
parameters are demonstrated in (5). When a strong CRC is
used, i.e. large w, p3 is small, leading to a small Pe. On the
other hand, a higher data rate leads to a greater K and hence
a greater Pe.
A. Numerical Results
For a rate 1/2 polar code with block length N = 1024,
the frame error rate performances of the SC, SCL and CA-
SCL algorithms are shown in Fig. 2, where SC denotes the
floating-point SC algorithm. CS2-max and CS2-map denote
the floating-point CA-SCL algorithm with L = 2 and the
approximated F computation shown in Eq. (3) and the F com-
putation shown in Eq. (2), respectively. CSi-max-j denotes the
fixed-point CA-SCL algorithm with L = i and non-uniform
quantization scheme with t = j, where t is the number of
quantization bits for channel probability message. Si-max-j
denotes the fixed-point SCL algorithm with L = i and non-
uniform quantization scheme with t = j. For all simulated
CA-SCL algorithms, the CRC32 scheme is employed, and
the direct selection scheme is employed to pick the final
output codeword from L possible candidates. The generation
polynomial of the CRC32 is 0x1EDC6F41.
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Fig. 2. FER performance of a polar code with N = 1024
Based on the simulated results, several observations can be
made:
• For the CA-SCL algorithm, the approximated F com-
putation in Eq. (3) results in negligible performance
degradation.
5• When each channel LLM is quantized with 4 bits, the
employment of the proposed non-uniform quantization
scheme leads to negligible performance degradation.
When each channel LLM is quantized with 3 bits, the
resulting FER performance is roughly 0.2dB worse than
that using 4-bit quantization.
• Using a larger list size (L > 2) leads to obvious decoding
performance improvement for the CA-SCL algorithm,
whereas the SCL algorithm with L = 2, 4 has nearly the
same decoding performance, especially in the high SNR
region. For polar codes with moderate block length (e.g.
N = 211, 212, 213), similar phenomena has been observed
in [5].
In this paper, more simulation results on the proposed
direct selection scheme are provided. There are three selection
schemes employed in our simulations.
• The proposed direct selection (DS) scheme, which out-
puts the first codeword that passes CRC.
• Ideal selection (IS) scheme, which always outputs the
correct codeword if it exists in the final list.
• Metric based selection (MS) scheme [5], which outputs
the codeword that has the maximal path metric among
all codewords that have passed CRC.
Still, the polar code of block length N = 1024 is used in
our simulations. In Figs. 3 to 6, DSk, ISk and MSk denote
the CA-SCL algorithms with list size L = k under the
direct selection scheme, the ideal selection scheme and the
metric based selection scheme, respectively. The generation
polynomial of the CRC16 used in our simulations is 0x1021.
As shown in Fig. 3, when code rate is 0.75, the proposed
direct selection scheme introduces early error floor for all
simulated list sizes while the metric based selection scheme
performs nearly the same as the ideal selection scheme. When
code rate is 0.5, as shown in Fig. 4, the direct selection scheme
performs nearly the same as the ideal selection scheme with
list size L = 2. When list size L = 4, 8, 16, the proposed
direct selection scheme shows certain performance degradation
compared with the ideal selection scheme, while the metric
based selection scheme has little performance degradation. As
shown in Figs. 5 and 6, when CRC32 is used, the proposed
direct selection scheme performs nearly the same as the ideal
selection scheme for both code rates 0.5 and 0.75.
We also calculate the Pe’s for all simulated cases in Figs. 3
to 6. We choose SNR = 3.6dB, since DS4, DS8 and DS16
begin to show an error floor in Fig. 3. For the length 1024
polar code, the bit error probability pb from the SC algorithm is
6.28×10−4 and 3.04×10−6 for rate 0.75 and 0.5, respectively.
The underlying channel is AWGN and the modulation is
BPSK. For CRC16 and CRC32, w = 2 [16] and 4 [17],
respectively. When CRC16 is used, for each simulated list
size, the order of Pe is around 10−2 and 10−10 for rate 0.75
and 0.5, respectively. When CRC32 is used, for each simulated
list size, the order of Pe is 10−4 and 10−17 for rate 0.75 and
0.5, respectively. As shown in Figs. 3 to 6, it is found that the
error degradation caused by our DS scheme is big when the
corresponding Pe is big (e.g. 10−2). On the other hand, when
Pe is quite small (e.g. 10−17), our DS scheme leads to little
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Fig. 3. FER performances under CRC16 and rate 0.75
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Fig. 4. FER performances under CRC16 and rate 0.5
performance degradation.
Based on our calculation results, for a given CRC and
code rate, Pe increases with the list size L. This observation
indicates that the potential performance degradation caused
by the DS scheme will increase when L increases. This is
consistent with the simulation results shown in Figs. 3 and 4.
IV. EFFICIENT LIST DECODER ARCHITECTURE
For the CA-SCL algorithm, we propose an efficient partial
parallel list decoder architecture shown in Fig. 7. The pro-
posed list decoder architecture mainly consists of the channel
message memory (C-MEM), the internal LLM memory (L-
MEM), L processing unit arrays (PUAs) (PUA0, PUA1, · · · ,
PUAL−1), the path pruning unit (PPU) and the CRC checksum
unit (CRCU). These components are described in details in the
following subsections.
A. Message Memory Architecture
The L-MEM stores all the inner LLMs used for metric
computation. Since all the LLMs in Pl,λ need to be quantized
6C-MEM
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Fig. 7. Top architecture of the list decoder
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Fig. 6. FER performances under CRC32 and rate 0.5
with t + λ bits for λ ≥ 1, the variable-size LLMs make the
L-MEM architecture for the proposed list decoder nontrivial.
In this paper, an area efficient scalable memory architecture
for L-MEM is proposed. Due to the nonuniform quantization,
the proposed L-MEM is built as follows.
• For λ = 1, 2, · · · , n, since each LLM within Pλ =
(P0,λ, P1,λ, · · · , PL−1,λ) is quantized with t + λ bits, a
regular sub-memory is created for storing LLMs in Pλ.
• All n sub-memories are combined to a single memory.
• Due to the nonuniform quantization, the width of each
sub-memory maybe different. As a result, the concate-
nated L-MEM is an irregular memory with varying width
within its address space. For the proposed memory archi-
tecture, the irregular L-MEM is split into several regular
memories to fit current memory generation tools.
The proposed L-MEM is a mix of different types of memories,
including SRAM, register file (RF) or register. Since SRAM
and RF are more area efficient than a register, the proposed
L-MEM architecture is better than the register based LLM
memory in [15]1 especially for area restricting applications.
Suppose there are T processing units (PUs) in each PUA
shown in Fig. 7, it consumes at most 4LT LLMs for one round
of computation. For λ = 1, 2, · · · , n, we store all the LLMs
within Pλ = (P0,λ, P1,λ, · · · , PL−1,λ) in a single memory as
follows.
• When 2n−λ+1L > 4LT , it takes a sub-memory of
2n−λ−1
T words, where each word has 4LT (t+ λ) bits.
• When 2n−λ+1L 6 4LT , it takes a sub-memory with only
one single word, which has 2n−λ+1(t+ λ)L bits.
An example of the concatenation of n = 6 sub-memories,
(S1, S2, · · · , S6), is shown in Fig. 8(a). For current memory
compiler, it is hard to generate an irregular single memory
instance as shown in Fig. 8(a).
For the proposed L-MEM architecture, the concatenated
irregular memory is split into several regular memory instances
as shown in Fig. 8(b), where additional dummy memories are
added so that each instance is regular. For general cases, the
irregular memory is divided into λo = n− log2 T − 1 regular
instances. Depending on the number of words, each memory
instance could be implemented with SRAM, RF or registers.
Compared with the register based LLM memory, the pro-
posed L-MEM architecture is more area efficient due to the
following reasons:
• Some sub-memory instances can be implemented with
SRAM or RF which is more dense than register based
1It was confirmed by the author of [15] that the LLM memory of the list
decoder in [15] is built with registers.
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Fig. 8. The split of an irregular LLM memory
memory.
• As shown in Fig. 8(b), most of the LLMs are store in the
largest memory instance M1 which contains
Nw = n− λo + 1 +
λo−1∑
λ=1
2n−λ−1
T
(6)
words, where each word has 4LT (t+ 1) bits.
As shown in Eq. (6), Nw is inverse to the number of
processing units, T , within a PUA. As a result, the area of
the proposed L-MEM depends on T for a fixed block length
N = 2n and t. Taking RF as an example, we show the
comparison of area efficiency of RFs with different depth in
Table I, where area per bit (APB) denotes the total area of
a memory normalized by the number of total bits. The total
areas shown in Table I are from a memory compiler associated
with a 90nm technology. As shown in Table I, the RF with a
larger depth has a smaller APB. Hence, given the same amount
of bits, it takes a smaller area if those bits can be stored in a
RF with a larger depth. For SRAM, the same phenomena has
been observed.
TABLE I
AREA PER BIT FOR RFS WITH DIFFERENT DEPTH
depth 8 16 32 64 128
width 128
process 90nm
total area (µm2) 24331 27022 32308 42812 63811
APB (µm2) 23.7 13.1 7.9 5.2 3.89
The C-MEM can be implemented with a simple regular
memory, which has N2T words and each word has 2T (t + 1)
bits. Due to the proposed compression of the channel message,
each compressed channel message is de-compressed into two
LLMs before being fed to the PUs.
B. Processing Unit Array
1) Processing Unit Architecture: The G and approximated
F computations shown in Eq. (1) and Eq. (3) , respectively,
are used in the metric computation. These two types of basic
operation can be performed with the PU shown in Fig. 9,
where mode is the control signal and u is the input partial
sum for G computation. The max module outputs the bigger
value of the its two input values. When mode = 0, the
approximated F computation is performed. When mode = 1,
the G computation is performed. These four adders in Fig. 9
are shared by both the G and approximated F computations.
The hardware complexity of the proposed PU is determined
by p, which is the width of an output LLM.
a[0]
a[1]
b[1]
b[0]
0
1
0
1
0
1
0
1
c[0]
u mode
p
p
p
p
p+1
c[1]
p+1
max
max
Fig. 9. Processing unit (PU) architecture for the G and approximated F
computations
2) Fine grained PU profiling: Due to the non-uniform
quantization of the LLMs belonging to different message
arrays, for each PU, the number of quantization bits, p, for
each input LLM should be large enough so that no overflow
will happen. According to the fixed point implementation
of the CA-SCL algorithm, the quantization of Pl,n (l =
0, 1, · · · , L − 1) needs the most binary bits, which is t + n.
For each PUA, it is unnecessary to employ T PUs with
p + 1 = t + n. In this paper, a fine grained PU profiling
(FPP) algorithm, shown in Algorithm 4, is proposed to decide
p for each PU.
Algorithm 4: FPP Algorithm
input : n, t, λo = n− log2 T − 1
output: p[0], p[1], · · · , p[T − 1]
1 for j = 0 to T − 1 do
2 p[j] = t+ λo − 1
3 for λ = λo + 1 to n do
4 for j = 0 to 2n−λ − 1 do
5 p[j] = t+ λ− 1
For the j-th PU of PUAl (l = 0, 1, · · · , L− 1), each LLM
input is quantized with p[j] bits. The proposed FPP algorithm
is based on the observation that only 2n−λ < T PUs are
needed when computing the updated Pl,λ with λ > λo. Thus,
in the proposed PUAl, only PUl,0, PUl,0, · · · , PUl,2n−λ−1 are
enabled for the computing of Pl,λ. Based on the proposed
FPP algorithm, each PUA can finish the metric computation
without any overflow at the cost of less area consumption.
As shown in Algorithm 4, the bit width of the LLM inputs
of a PU is determined by n, T and t. One example is shown
in Table II, where n = 10, T = 8 and t = 4.
The area saving due to the proposed fine grained profiling
algorithm also depends on T , n and t. For the proposed list
decoder architecture, there are L identical PU arrays, where
each array contains T PUs. In Table III, we compare the area
8TABLE II
BIT WIDTH OF LLM INPUTS OF PUl,j WHEN n = 10, T = 8 AND t = 4
j 0 1 2 3 4 5 6 7
p[j] 13 12 11 11 10 10 10 10
of a regular PU array with that of an array where the input
message width of each PU is determined by the fine grained
profiling algorithm. As shown in Table III, the area of PU
arrays is reduced by 30% to 55% depending on the number of
PUs with an array and the block length N = 2n. Here, each
channel message is quantized with t = 4 bits.
3) Metric Computation Schedule: For the proposed L-
MEM, each data word is capable of storing 4TL LLMs.
Moreover, each word is equally divided into L consecutive
parts, where the l-th part stores the LLMs corresponding to
decoding path l. The metric computation schedule is almost
the same as that of the partial parallel SC decoder in [3]
except that L PUAs work simultaneously for L decoding paths,
respectively.
When a data word needs to be updated, the write mismatch
would happen since L PUAs generate only 2LT updated
LLMs during one clock cycle. These L PUAs need to read
two consecutive data words from L-MEM in order to generate
4TL LLMs. For the proposed list decoder architecture, as
shown in Fig. 7, L write buffers (wBUFs) are employed to
store half of 4TL LLMs generated by L PUAs. Once the
remaining LLMs are computed, the output selection (OSel)
module formats these LLMs in the way that these LLMs are
stored in the L-MEM.
Since all the LLMs belonging to Pλ =
(P0,λ, P1,λ, · · · , PL−1,λ) with λ > λo are stored in a
single data word in L-MEM and the computing of LLMs
belonging to Pλ+1 can only take place once Pλ are updated,
an additional clock cycle is needed to read out the LLMs
within Pλ that have been just written into the L-MEM. This
will increase the delay and decrease the throughput of the
proposed list decoder. As shown in [3], the bypass buffer,
rBUF, is used to temporarily store the messages written into
the L-MEM and eliminate the extra read cycle.
C. Path Pruning Unit
For the CA-SCL algorithm, once the path metric computa-
tion of decoding step i is finished, each current decoding path
splits into two sub decoding paths. However, the list decoder
keeps at most L decoding paths. For the proposed list decoder
architecture, a path pruning unit (PPU) is proposed to prune
the split decoding paths in an efficient way. As shown in Fig. 7,
the proposed PPU contains two sub modules, the maximum
value filter (MVF) and the crossbar control signals generator
(CCG). The MVF generates L path indices a0, a1, · · · , aL−1
and L associated decoded bits c0, c1, · · · , cL−1. For a current
decoding path l, both the path metric and partial sum com-
putations will be based on the LLMs and partial sums within
decoding path al, and the decoded code bit for ul,i is cl. al
and cl for l = 0, 1, · · · , L− 1 are used to control the copying
of partial sums and checksums.
1) Maximum Values Filter: Taking list size L = 8 as
an example, the corresponding MVF architecture is proposed
in Fig. 10, where the MVF consists of a bitonic sequence
generator (BSG) and a stage of compare and select (CAS)
modules. The BSG has 16 inputs (D0, D1, · · · , D16) and 16
outputs (S0, S1, · · · , S16). Each of them consists of three parts:
the path metric, the associated list index and decoded bit. The
width of each input and output is z = x1 + x2 + 1, where
x1 = t+n is the number of bit used to quantize a path metric
and x2 = log2 L is the number of bits used to represent a list
index.
Each stage of the BSG consists of L2 increase-order sorters
(ISs) and L2 decrease-order sorters (DSs), which are shown
in Fig. 11(a) and Fig. 11(b), respectively. Both the IS and
DS have two inputs and two outputs. For k = 0, 1, SIk =
(LRk, lk, bk) and LRk, lk and bk denote the path metric and
its corresponding list index and decoded bit. Besides, SOk =
(LR′k, l
′
k, b
′
k) for k = 0, 1. The IS reorders the inputs such
that path metric LR′0 ≤ LR′1. The output of the comp-max
module is 1 when LR0 > LR1. The DS reorders the inputs
such that LR′0 ≥ LR′1 and the output of the comp-min module
is 1 when LR0 < LR1.
The BSG reorders the inputs based on the magnitude of path
metrics. Let LSr(r = 0, 1, · · · , 15) denotes the associated path
metric of output Sr, the path metrics of the 16 outputs satisfy:
LS0 ≤ LS1 ≤ · · · ≤ LS7, (7)
LS8 ≥ LS9 ≥ · · · ≥ LS15. (8)
It is proved in [18] that the 8 maximum values among LSi’s
are max(LSr, LS8+r) for r = 0, 1, · · · , 7. Hence, a stage
of CAS modules is appended at the outputs of BSG shown
in Fig. 10, where CSAr takes Sr and Sr+8 as inputs. This
stage of CAS modules produce the outputs Ot = (al, cl) for
l = 0, 1, · · · , L− 1. As shown in Fig. 11(c), the CAS module
compares the path metrics of its two inputs and selects the
corresponding list index and bit value whose associated path
metric is larger.
0
D0
D1
D2
D15
O0
O1
O2
O7
O6
O5
O4
O3
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
D14
S0
S1
S2
S15
S3
S4
S5
S6
S7
S8
S9
S10
S11
S12
S13
S14
1
2
3
4
5
6
7
Fig. 10. Maximum values filter architecture
The metric sorter in [15] has the same function as that of the
proposed MVF. We compare the proposed bitonic sorter based
MVF module with the metric sorter [15] in terms of area and
9TABLE III
AREA COMPARISON BETWEEN FINE GRAINED PU ARRAY AND REGULAR PU ARRAY
n 10 15
process TSMC 90nm CMOS
T 8 16 32 64 32 64 128 256
CPD (ns) 0.555 0.588
regular PU array area (µm2) 27650 55259 113902 225418 150951 308640 602509 1212359
fine grained PU array area (µm2) 19280 34131 59048 101377 104434 190615 334927 594048
area saving 30% 38% 48% 55% 30% 38% 44% 51%
TABLE IV
COMPARISON OF ASIC IMPLEMENTATION RESULTS
metric sorter [15] proposed MVF
process 90nm CMOS
L 2 4 8 16 32 2 4 8 16 32
CPD (ns) 0.45 0.85 1.8 4.1 9.6 0.54 1.25 2.25 3.7 5.2
area (µm2) 1995 9199 47119 241633 1392617 1580 8401 30814 96979 319498
area saving – 20% 8% 34% 59% 77%
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Fig. 11. (a) Architectures of IS (b) Architectures of DS (c) Architectures of
CAS (z = x1 + x2 + 1)
critical path delay (CPD) under different list sizes. As shown
in Table IV, both modules are synthesized under the TSMC
90nm CMOS technology. The RTL files of the metric sorter
are provided by the authors of [15]. As shown in Table IV,
the proposed MVF module is more suitable for large list sizes.
For list size L = 2 to 32, the proposed MVF achieves 8% to
77% area saving. The proposed MVF architecture achieves
area saving because the comparator dominates the area for
the metric sorter and the MVF modules. For list size L, the
metric sorter needs NMS = L(2L − 1) comparators, while
the proposed MVF module needs NMV F = 1 + 2 + · · · +
log2 L =
L
2 ((log2 L)
2 + log2 L+ 2) comparators. When L is
large, NMS/NMV F ≈ 4Llog2 L . Clearly, our MVF module needs
fewer comparators.
When L = 2, 4, 8, compared with the metric sorter, the
proposed MVF has longer CPD while achieving area saving.
However, the longer delay for the MVF is inconsequential
because it is not in the critical path for the decoder architecture
when L 6 8. When L = 16, 32, the proposed MVF is better
than the metric sorter in terms of both area and CPD. Thus,
the proposed MVF is more suitable for large list sizes.
2) Crossbar Control Signal Generator: Due to the lazy
copy method [15], when decoding path l needs to be copied
to decoding path l′, instead of copying LLMs from path l
to path l′, the index references (rl = (rl[n − 1], · · · , rl[0])
shown in Algorithm 2) to LLMs of path l are copied to path l′.
For decoding path l, when PUAl is computing updated LLMs
in Pl,λ, the crossbar (CB) module shown in Fig. 7 selects
input LLMs from decoding path rl[λ − 1]. The CB can be
implemented with L-to-1 multiplexors.
Rl[λ]
r0[λ]
rL-1[λ]
l
3
3
3
3
3
alselλ
U0,0
UL-1,0
...
...
U0,1
UL-1,1
...
...
U0,n-1
UL-1,n-1
...
...
...
...
MUX array
wl,λ
cc0ccL-1
...
12n
(a)
(b)
Fig. 12. (a) The architecture of the proposed CCG (b) the architecture of a
basic update unit
The crossbar control signal (CCG) generator computes the
control signals of CB, cc0, cc1, · · · , ccL − 1, where the l-th
output of CB is connected to the ccl-th input. An example
of the CCG is shown in Fig. 12, where the proposed CCG
consists of Ln basic updating units, Ul,λ’s (l = 0, 1, · · · , L−1
and λ = 0, 1, · · · , n−1). As shown in Fig. 12(b), the proposed
Ul,λ contains an index register Rl[λ] which stores rl[λ], where
rl is the message updating reference index array for decoding
path l.
When ui is being decoded, the multiplexors in Fig. 12(b)
are configured so that wl,λ = ral,λ when λ < φ
(i) and wl,λ =
l otherwise. φ(i) is defined in Section II-C. When Pl,λ needs
to be computed, the λ-th inputs of the MUX in Fig. 12(a)
are selected as the outputs of CCG. Once a round of metric
computation is finished, wl,λ is written into its corresponding
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index registers.
D. Partial Sum Update Unit and the CRC Unit
In this paper, a parallel partial sum update unit (PSU) is
proposed to provide the partial sum inputs to L PUAs when
performing the G computation. Compared with the PSU in [3],
[15], which needs N − 1 single bit registers for a decoding
path, our PSU needs only N2 − 1 single register bits.
Take N = 23 as an example, the architecture of PSUl, which
computes the partial sums for decoding path l, is shown in
Fig. 13, where stage3 and stage2 have one and two elementary
update units (EUs), respectively. rl,3,0, rl,2,0, rl,2,1 shown in
Fig. 13 are single bit registers. cl = uˆl,i is the binary input of
the PSUl. There are three partial sum outputs: bl,3, bl,2 and bl,1
with a width of 1, 2 and 4 bits, respectively. When the LLMs
in Pl,λ need to be updated with the G computation, bl,λ is the
corresponding partial sum input. The architectures of PSUl
for other code lengths can be derived from the architecture
in Fig. 13. For a polar code with length N = 2n, the
corresponding PSUl contains n − 1 stages: stagen, stagen−1,
· · · , stage2, where stagej has 2n−j EUs for n ≥ j ≥ 2.
When bit index i is even, cl is stored in rl,n,0 and other
registers keep their current values unchanged. When bit index
i is odd, bit registers in stagen−1, stagen−2, · · · , stageφ(i+1)−1
are updated with their corresponding input. When decoding
path index l 6= al, the updated partial sums of decoding
path l should be computed based on the bit registers in
PSUal . The switch network (SW) shown in Fig. 13 selects
the corresponding bit register value from PSUal . The width of
the input signal Bl,j,k = {r0,j,k, r1,j,k, · · · , rL−1,j,k}\{rl,j,k}
is L− 1 bits.
rl,3,0
SW
L-1
1
1
rl,2,0
SW
L-1
1
1
rl,2,1
SW
L-1
1
1
bl,3[0] Bl,3,0 Bl,2,0
Bl,2,1
cl
EU2,0
EU2,1
EU3,0
stage3 stage2bl,2[0]
bl,2[1]
bl,1[0]
bl,1[1]
bl,1[2]
bl,1[3]
Fig. 13. PSU architecture
The CRC unit (CRCU) checks whether a codeword passes
the CRC. Suppose an h-bit CRC checksum is used, the
architecture of the CRCUl for decoding path l is shown
in Fig. 14, where the generation polynomial for the CRC
checksum generation is p(x) = xh+ph−1xh−1+· · ·+p1x+1.
The proposed CRCUl is based on a well known serial CRC
computation architecture [19]. If the polynomial coefficient
pk = 0, the corresponding XOR gate and multiplexer are
removed. During the decoding of the first N − h code bits,
the control signal shiftl = 0 and CRCUl computes the h-
bit checksum of these code bits. The checksum is stored in
bit registers dl,0, dl,1, · · · , dl,h−1 shown in Fig. 14. Once the
checksum computation is finished, the checksum is compared
with the remaining h decoded code bits and the control signal
shiftl = 1. The checksum and the remaining h code bits
are compared bit by bit. The comparison result is stored in
the register csl. The decoded codeword for decoding path l
passes the CRC only if csl = 0. The SW module shown in
Fig. 14 is the same as that used in the partial sum computation
unit PSUl. When l 6= al, the SW module selects dal,k for
k = 0, 1, · · · , h− 1.
E. Decoding Cycles
For the proposed list decoder, pipeline registers can be
inserted in the paths that pass through the MVF. Let NC
denote the number of cycles spent on the decoding of one
codeword. For list decoder architectures based on partial
parallel processing [3],
NC = 2N +
N
T
log2
N
4T
+ npRN, (9)
where N , T , np, R denote the block length, the number of PUs
per decoding path, the number of pipeline registers inserted in
the path pruning unit and the code rate, respectively.
The corresponding throughput TP = fNRNC , where f is the
frequency of the list decoder. The latency TD = NCf .
F. Scalability of the Proposed List Decoder Architecture
Based on the FER results, our list decoder architecture is
more suitable for list sizes since a larger L leads to more
performance gain for the CA-SCL algorithm. For the current
list decoder architecture in [15], there are two issues when L
increases.
• The message memories of the list decoder in [15] are
built with registers due to the non-uniform quantization
of the logarithm domain messages. Besides, the message
memories dominate the whole decoder area. As a result,
the memory area of the list decoder is linearly propor-
tional to list size L. For a larger list size, the list decoder
architecture in [15] will suffer from large area and high
power consumption due to its register based memory.
• As shown in Table IV, when the list size grows, the
metric sorter suffers from large area and long critical path
delay, which results in a slower clock frequency of the list
decoder. If multiple pipelines are inserted in the metric
sorter, the number of cycles for decoding one codeword
also increases as shown in Eq. (9).
For our list decoder architecture, these two issues are solved
as follows.
• The proposed memory architecture is more area efficient
compared to register based memory. Besides, the pro-
posed memory architecture offers a tradeoff between data
throughput and memory area. The register based mem-
ory [15] remains almost unchanged when the number of
PUs changes. However, for the proposed memory archi-
tecture, the number of PUs affects the depth-width ratio
of the message memories. Hence, the area of message
memory can be tuned by varying the number of PUs.
Reducing the number of PUs will increase the depth of
message memories, which is more area efficient. On the
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Fig. 14. Architecture of the proposed CRC unit
TABLE V
IMPLEMENTATION RESULTS WITH R′ = 0.468 AND R = 0.5
proposed architecture [15]† [15]‡
algorithm CA-SCL SCL
list size L 2 4 2 4 2 4
total number of PUs LT 16 32 32 64 16 32 32 64 128 256
channel message quantization bits t 4 3
process TSMC 90nm UMC 90nm
frequency (MHz) 500 500 454 476 699 757 684 694 459 314
total area (mm2) 0.406 0.553 0.810 1.132 1.114 1.174 2.181 2.197 1.60 3.53
NC 3200 2816 3200 2816 3200 2816 3200 2816 2592 2592
latency (ms) 6.4 5.63 7.04 5.91 4.57 3.71 4.67 4.05 5.64 8.25
throughput (Mbps) 160R′ 181R′ 145R′ 173R′ 224R 275R 219R 252R 181R 124R
hardware efficiency (Mbps/mm2) 394R′ 327R′ 179R′ 152R′ 201R 234R 100R 114R 113R 35R
normalized hardware efficiency 1.83 1.30 1.67 1.24 1 1 1 1 -
‡Original synthesis results based on a UMC 90nm technology in [15].
†Synthesis results based a TSMC 90nm technology, provided by the authors of [15].
other hand, reducing the number of PUs will also increase
the number of cycles used on decoding one codeword and
decrease the data throughput.
• When the list size increases, the proposed MVF is more
area efficient and has a shorter critical path delay com-
pared with the metric sorter [15].
As shown in Eq. (6), the depth of the largest LLM memory
instance will increase when N = 2n increases. Hence, the area
efficiency will be improved when N increases. As a result, our
list decoder architecture is more suitable for large block length
N .
V. IMPLEMENTATION RESULTS
In this paper, our list decoder architecture has been im-
plemented with list size L = 2 and 4 for a rate 1/2 polar
code with N = 1024. For each list size, two list decoders
with the numbers of T = 8 and 16 PUs, respectively, are
implemented and synthesized under a TSMC 90nm CMOS
technology. For the L-MEM within each of our list decoder,
each sub memory is compiled with a memory compiler if its
depth is large enough. Otherwise, the sub memory is built with
registers. For all implemented decoders, each channel LLM is
quantized with 4 bits in order to achieve near floating point
decoding performance. For our list decoders with L = 2 and
4, one stage of pipeline registers is used. Since the synthesis
results in [15] were based on a UMC 90nm technology, the
authors of [15] have generously re-synthesized their decoder
architecture using the TSMC 90nm technology. We list both
synthesis results from [15] and the re-synthesized results
provided by the authors of [15] in Table V. To make a fair
comparison, we focus on the re-synthesized results.
Based on the implementation results in Table V, we have
the following observations.
• The decoder architecture in [15] has higher a throughput
than our list decoder architecture. The reason is that
the decoder architecture in [15] employs register based
memory while the proposed list decoder architecture
employs register file (RF) based memories. The read and
write delays of an RF are larger than those of a register
based memory, respectively.
• On the other hand, our list decoder architecture is more
area efficient based on the area comparisons shown in
Table V. In terms of the hardware efficiency, our list
decoder architecture is better than that in [15]. For list
decoders with the same L and T values, compared with
the decoder of [15], our list decoder architecture achieves
1.24 to 1.83 times of hardware efficiency.
Our list decoder is implemented for the N = 1024 polar
code because the same block length is used in [15]. For larger
block length or larger list size, our advantage in hardware
efficiency is expected to be greater due to more area efficient
LLM memory.
Since the CA-SCL algorithm helps to select the correct
one from L possible decoded codewords [5], the decoding
performance of the CA-SCL algorithm is better than that of
the SCL algorithm with the same list size in [15]. As shown in
Fig. 2, the proposed CA-SCL decoders in Table V outperform
the SCL decoders in Table V. We note that the number of
PUs has no impact on the error performance of the SCL and
CA-SCL decoders.
As shown in Fig. 2, for the CA-SCL algorithm, increasing
the list size results in noticeable decoding gain according to
our simulations. As shown in [4, Fig. 1], increasing the list
size of the SCL algorithm leads to negligible decoding gain
especially in high SNR region. For the CA-SCL algorithm,
the choice of list size L depends on the tradeoff between
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error performance and decoding complexity. Better error per-
formance can be achieved by increasing the list size L. For
the SCL algorithm, we need to find the threshold value LT ,
where little further decoding gain is achieved by employing a
list size L > LT . For the SCL algorithm, the feasible list size
should be no greater than LT and satisfy the error performance
requirement.
Due to the serial nature of the successive cancelation
method, the SC based decoders and its list variants suffer from
long decoding latency. In terms of throughput, the throughput
of SC based decoders is expected to be lower than BP based
decoders, since the BP algorithm for polar codes has a much
higher parallelism. On the other hand, the BP algorithm
for polar codes still suffers from inferior finite length error
performance [9], [20]. Current simulation results [9] show that
the error performance of the BP algorithm for polar codes is
similar to that of SC algorithm, but worse than those of the
SCL and CA-SCL algorithms.
VI. CONCLUSION
In this paper, an efficient list decoder architecture has been
proposed for polar codes. The proposed decoder architecture
achieves higher hardware efficiency and better error perfor-
mance than previous list decoder architectures.
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